Memory Hierarchies

Administrative Information

- Lecturer: Dr. Nodari Sitchinava (nodari@ira.uka.de)
- Course grants 5 European Credit Transfer and Accumulation System points
- Two students take notes every lesson
- Oral exam (1-2 month after semester, two dates to choose from)
- Check website for updates: https://algo2.iti.kit.edu/2053.php
- 2 homeworks during semester
1 Motivation

Traditional algorithms courses teach how to design algorithms in the Von Neumann model of computation: data is stored in a single level of memory (RAM) and the CPU can access any item in memory in unit time. This is a major simplification of modern processors which consists of several levels of memory where data might reside and with different access times for each one: from really fast but small caches, to RAM, to slow disks (for data too large to fit in RAM). Even modern caches consist of multiple levels. With the development of multi-core systems in the past decade, the efficient use of memory hierarchy has become even more important when designing parallel algorithms for such systems.

In this course you will learn how to design sequential and parallel algorithms which take advantage of the fast local memories of each CPU on modern (multi-core) architectures.
1.1 Introduction

Is counting the steps of an algorithm enough to derive its runtime behaviour?

In reality, there are multiple hardware layers with different latencies to consider:

<table>
<thead>
<tr>
<th>type</th>
<th>common size</th>
<th>throughput</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>64 kB</td>
<td>40-50 GB/s</td>
</tr>
<tr>
<td>RAM</td>
<td>2-8 GB</td>
<td>2-10 GB/s</td>
</tr>
<tr>
<td>HDD</td>
<td>&gt; 1TB</td>
<td>100 MB/s</td>
</tr>
</tbody>
</table>

Today’s multi-core machines have separate cache for each core, so without copying between caches, maximum throughput between CPU and L1-cache could reach up to 400 GB/s in an optimal scenario.

In the worst case, with random accesses to the HDD, throughput can drop down to 1 KB/s due to the harddisk’s seek time of roughly 3 to 10 ms.

Therefore, there can be a potential difference as large as 400 GB/s to 1 KB/s between a cache-efficient and a cache-inefficient algorithm.

The difference in access-time can be compared to sharpening a pencil at home and flying to Australia, sharpening it there. Thus, it is increasingly important to carry as many pencils as possible during each trip to reduce the amount of transfers necessary.

Why isn’t this taught in the algorithm course?

- Most of the time it works relatively well
- CPU manufacturers design their hardware to accommodate common usage patterns
1.1.1 Cache Locality

*Spatial locality* occurs when adjacent memory areas are accessed one after another, for instance, when elements of an array are accessed in ascending (or descending) order.

*Temporal locality* occurs when some element in memory is repeatedly accessed over time.

A cache replacement policy decides which data to keep cached and which to evict from cache.

```c
for (i = 0, i < N, i++) {
    sum1 += a[i];
    sum2 += a[i];
}
```

The code snippet above exhibits both spatial and temporal locality:

**Spatial** because `a[i]` is accessed and `a[i+1]` in the next step

**Temporal** because `a[i]` is accessed twice, shortly afterwards

Designing an algorithm for cache efficiency, for instance cache-efficient sorting, will be roughly 3 to 4 times faster than an unoptimized algorithm.

*Why do we care about disks?*

Today’s data won’t fit into RAM, not even on disk:

Example: Large Hadron Collider – According to CERN’s website, LHC generates $\approx 100000$ DVD’s worth of data per year.

Example: Global warming – Companies create terrain models to perform flood simulation. The amount of data points taken can be the difference between “island will be flooded” and “everything will be fine” but will also determine the space requirements: E. g. with data at 30m resolution, modelling Denmark will require $\approx 1$GB of data, while at 1m resolution, more than 1TB of data will be necessary.
1.2 Models for Studying Memory Hierarchies

1.2.1 The External Memory Model

Data is transferred between external and internal memories in blocks of size $B$.

Our primary complexity metric is I/O complexity ($Q(N)$):

*How many blocks are transferred between external and internal memory?*

Our secondary complexity metric is work complexity ($T(N)$):

*How many operations are performed once the data is in internal memory?*

I/O-complexity counts the transferred blocks.

1.2.2 The Cache-Oblivious Model

The cache-oblivious model is basically the same as the external memory model, but with an important distinction: In the cache-oblivious model no knowledge of the sizes of $M$ and $B$ is assumed during algorithm design. These parameters are used only during analysis of algorithms.

This makes algorithms harder to design, but will allow them to be efficient regardless of the sizes of $M$ or $B$ and applied to all levels of memory hierarchies.

We will cover the cache-oblivious model in December.
1.2.3 The Parallel External Memory (PEM) Model

Parallel architectures increase the complexity:

The parallel external memory (PEM) model uses a simplified memory hierarchy, in which each processor has its own private cache:

We will talk about the PEM model in January.

1.2.4 The Parallel Cache-Oblivious Model

The parallel cache-oblivious model is a parallel model for more complex memory hierarchies. We will cover it at the end of this course.
1.3 I/O-efficient Algorithms and Data Structures

1.3.1 Sequential Scan

In this example, I/O-complexity can be computed by dividing the input size $N$ by the block size $B$ of a transfer; it is the number of necessary transfers.

$I/O$-complexity analysis:

The input consists of $\lceil \frac{N}{B} \rceil$ blocks, and during scan each block is loaded into the internal memory only once.

Therefore, I/O-complexity is $O \left( \frac{N}{B} \right)$ I/Os.

Note that we didn’t use any knowledge of $M$ and $B$ in the algorithm, but only during analysis. Thus, this scanning algorithm is also cache-oblivious.
1.4 Sequential Memory Models

1.4.1 Stacks

Stack should support two operations:

- \text{push}(x)
- \text{pop}()

A simple implementation of the stack is via a dynamic array, where \text{push}(x) appends \(x\) at the end of the array and \text{pop}(), removes and returns the last element at the array.

\textbf{Claim 1}: \(N\) \text{push}(x) operations take \(O\left(\frac{N}{B}\right)\) I/Os.

\textbf{Proof}: Maintain the last block of array elements in internal memory. If the last block is not full, the \text{push}(x) operation appends \(x\) at the end of the block resulting in no additional block transfers. When the block is full we can write it out to external memory, clearing the block stored in internal memory, resulting in 1 I/O. Since we must have performed \(B\) \text{push}(x) operations (without any I/Os) to make the block full \(B\) \text{push}(x) operations cost us only 1 I/O. Thus, \(N\) \text{push}(x) operations will result in \(O\left(\frac{N}{B}\right)\) I/Os.

\textbf{Claim 2}: \(N\) \text{pop}() operations on a stack of at least \(N\) elements takes \(O\left(\frac{N}{B}\right)\) I/Os.

\textbf{Proof}: Maintain the last non-empty block of the array in internal memory. The \(O\left(\frac{N}{B}\right)\) I/O complexity follows from an argument similar to proof of \textit{Claim 1}.

Note, that if we have a combination of \(N\) \text{push}(x) and \text{pop}() operations, the above simple strategy of keeping just one block in internal memory does not work to achieve \(O\left(\frac{N}{B}\right)\) I/O complexity. Consider the case when we have \(B + 1\) items on the stack. This means that \(B\) items are stored in external memory and 1 item is stored in internal memory. If we now perform two \text{pop}() operations, the block in internal memory becomes empty and we load the block the next non-empty block from external memory. If we then perform two \text{push}() operations, the block in internal memory fills up and we have to write it out. Thus, we end up performing a block transfer after every second operations, resulting in \(O(N)\) I/Os after \(N\) operations.
Claim 3: A combination of \( N \) \texttt{push}(x) and \texttt{pop()} operations takes \( O\left(\frac{N}{B}\right) \) I/Os.

Proof: We slightly adapt the paging strategy as follows: We maintain the last \( k \) items in internal memory, where \( \frac{B}{4} \leq k \leq \frac{7B}{4} \) using at most two blocks of internal memory. If \( k = \frac{B}{4} \) and we perform a \texttt{pop()} operation, we load the next full block of the array into internal memory, thus setting \( k = \frac{5B}{4} \). If \( k = \frac{7B}{4} \) and we perform a \texttt{push()} operation, we first write out the full block out to external memory, thus setting \( k = \frac{3B}{4} \). Thus, each I/O happens after we performed at least \( \frac{B}{2} \) operations and the total I/O complexity an arbitrary combination of any \( N \) operations results in at most \( \frac{2N}{B} = O\left(\frac{N}{B}\right) \) I/Os.

For stacks, the \textit{Least-Recently-Used} (LRU) policy is almost as good as the theoretical optimum.
1.4.2 Queues

A queue supports two operations:

- **insert(x)** inserts the item x
- **deleteFirst()** removes and returns the first element of the queue

Using the same replacement policy, the I/O complexity is the same as for a stack: $O\left(\frac{1}{B}\right)$ I/Os per element amortized.

**Claim:** A combination of $N$ **insert(x)** and **delete()** operations on the queue takes $O\left(\frac{N}{B}\right)$ I/Os.

**Proof:** The proof is similar to the proof of Claim 3. But now we maintain one block of items from the beginning of the array and one block of items from the end of the array in internal memory.
1.4.3 Pointers

So far we have seen traditional algorithms which are I/O-efficient even without any additional modifications.

However, consider the following code snippet, which uses indirect memory access (i.e. pointers).

```c
for (i = 0, i < n, i++)
    a[i] = b[c[i]];  
```

This code executes $O(N)$ operations, which is the same as scanning in the work-complexity model. However, in the worst case we might read a new block at each iteration, i.e. $O(N) \gg scan(N)$. Therefore, the I/O complexity of this code is $O(N)$, which is much worse than $scan(N) = O\left(\frac{N}{B}\right)$.

<table>
<thead>
<tr>
<th>operation</th>
<th>I/O-complexity</th>
<th>work-complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>scan(N)</td>
<td>$O\left(\frac{N}{B}\right)$</td>
<td>$O(N)$</td>
</tr>
<tr>
<td>sort(N)</td>
<td>$O\left(\frac{N}{B} \cdot \log_{\frac{M}{B}}\frac{N}{B}\right)$</td>
<td>$O(N \cdot \log(N))$</td>
</tr>
</tbody>
</table>

In general:  $N \gg sort(N) > scan(N)$

We will see how to process pointers efficiently in the lecture on EM graph algorithms.
1.5 Sorting in the I/O model

1.5.1 Mergesort

Simple mergesort(A[1 ... N]):

A1 = mergesort(A[1 ... (N/2)])
A2 = mergesort(A[(N/2+1) ... N])
return merge(A1, A2)

Work-complexity is defined by the following recurrence:

\[ T(N) = 2T \left(\frac{N}{2}\right) + O(N) = O(N \cdot \log N) \]

Merge:

- Load the first blocks of A1, A2
- Choose the smaller one
- If one is empty, copy the other

I/O-complexity of merge:

\[ \text{scan(|A1|)} + \text{scan(|A2|)} + \text{scan(|output|)} = \text{scan} \left(\frac{N}{2}\right) + \text{scan} \left(\frac{N}{2}\right) + \text{scan} (N) = O \left(\frac{N}{2B}\right) + O \left(\frac{N}{B}\right) = O \left(\frac{N}{B}\right) \]

Then the I/O-complexity of the mergesort is defined by the following recurrence:

\[ Q(N) \begin{cases} 
2Q \left(\frac{N}{2}\right) + O \left(\frac{N}{B}\right) & \text{if } N > B \\
O(1) & \text{if } N < B 
\end{cases} \]

\[ = O \left(\frac{N}{B} \cdot \log^2 \frac{N}{B}\right) \]

\[ Q(N) = \text{scan}(N) \]
The above merging utilizes only 3 blocks of internal memory: 2 input and 1 output.

We can do better with a multiway-mergesort, in which we merge \( O\left(\frac{N}{M/B}\right) \) sorted arrays at a time:

![Diagram of multiway-mergesort](image)

**Multiway-mergesort**(A[1 ... N]):

\[
\begin{align*}
A_1 &= \text{mergesort}(A[1 \ldots N/(M/B)]) \\
A_2 &= \text{mergesort}(A[(N/(M/B))+1 \ldots 2N/(M/B)]) \\
\vdots \\
A_{M/B} &= \text{mergesort}(A[(N/(M/B))*((M/B)-1)+1 \ldots N])
\end{align*}
\]

return merge(A1, A2, ..., A(M/B))

I/O-complexity of multiway-merge(N):

\[
\begin{align*}
\text{scan}(|A_1|) + \text{scan}(|A_2|) + \ldots + \text{scan}(|A_{M/B}|) + \text{scan}(|A|) \\
&= O\left(\frac{N}{M/B}\right) + O\left(\frac{N}{M/B}\right) + \ldots + O\left(\frac{N}{M/B}\right) + O\left(\frac{N}{B}\right) \\
&= O\left(\frac{N}{B}\right) \text{ IOs}
\end{align*}
\]

\( O\left(\frac{N}{B} \cdot \log_{\frac{M}{B}} \frac{N}{B}\right) \)
Example with

- input size $N = 4\text{GB} = 2^{32}\text{Byte}$
- cache line size $B = 64\text{Byte} = 2^6\text{Byte}$
- cache size $M = 8\text{MB} = 2^{23}\text{Byte}$
- memory throughput $\approx 4\text{GB/s} \ (\text{scan}(N) \text{ takes 1s})$

Thus $\frac{M}{B} = \frac{2^{23}}{2^6} = 2^{17}$ and $\frac{N}{B} = \frac{2^{32}}{2^6} = 2^{26}$.

Using the given sizes, 2-way-mergesort will incur $O\left(\frac{N}{B}\log_2\frac{N}{B}\right) = (2^{26})\log_2(2^{26}) = 26 \cdot (2^{26})$ I/Os.

**Rough estimate of data transfer:**

2-way-mergesort:

$$\left(\frac{N}{B}\right) \cdot \log_2\left(\frac{N}{B}\right) = \text{scan}(N) \cdot \log_2\left(\frac{N}{B}\right)$$

$$= 1s \cdot \log_2\left(\frac{N}{B}\right)$$

$$= 1s \cdot \log_2\left(2^{26}\right)$$

$$= 26s$$

$\frac{M}{B}$-way-multisort:

$$\left(\frac{N}{B}\right) \cdot \log_{\frac{M}{B}}\left(\frac{N}{B}\right) = \text{scan}(N) \cdot \log_{\frac{M}{B}}\left(\frac{N}{B}\right)$$

$$= 1s \cdot \log_{2^{17}}\left(2^{26}\right)$$

$$= 1s \cdot \log_2^{26} \left(\frac{2^{26}}{\log_2^{217}}\right)$$

$$\leq 2s$$
How to compute the complexity?

Use a simplified model, in which the input of size $N$ is splitted into chunks of size $B$. 
\[ N = (\frac{M}{B})^k \cdot M; \]

After \( k \) levels, we’ll have

\[
\left( \frac{\frac{N}{M}}{\frac{M}{B}} \right)^k = 1
\]

\[
\frac{N}{M} = \left( \frac{M}{B} \right)^k
\]

\[
k = \log_M \frac{N}{M}
\]

The I/O-complexity of multiway-mergesort is defined by the following recurrence:

\[
Q(N) = \begin{cases} 
\frac{M}{B}Q\left( \frac{N}{M^2} \right) + O(\frac{N}{B}) & \text{if } N > B \\
O(1) & \text{if } N < B 
\end{cases}
\]

\[
= O\left( \frac{N}{B} \cdot \log_M \frac{N}{M} \right)
\]

I/O complexity:

\[
k \cdot \text{I/O complexity of all merging + sorting each M-sized chunk}
\]

\[
= \text{merge} \left( \frac{M^2}{B} \right) \cdot \frac{N}{M^2} + \text{scan}(N)
\]

\[
= k \cdot O\left( \frac{N}{B} \right) + O\left( \frac{N}{B} \right)
\]

\[
= \left( \log_M \frac{N}{M} \right) \cdot O\left( \frac{N}{B} \right) + O\left( \frac{N}{B} \right)
\]

\[
= O\left( \frac{N}{B} \cdot \left( \log_M \frac{N}{M} + 1 \right) \right)
\]

\[
= O\left( \frac{N}{B} \cdot \left( \log_M \frac{N}{M} + \log_M \frac{M}{B} \right) \right)
\]

\[
= O\left( \frac{N}{B} \cdot \left( \log_M \left( \frac{N}{M} \cdot \frac{M}{B} \right) \right) \right)
\]

\[
= O\left( \frac{N}{B} \cdot \left( \log_M \frac{N}{B} \right) \right)
\]
### 1.5.2 Quicksort

2-way-quickesort:

```plaintext
quicksort(A[1 ... N]):

<x> x < or > or =<

x <- pivot(A) // Choose x  
return qsort(A1) : qsort(A2)
```

Work-complexity: \( T(N) = 2T\left(\frac{N}{2}\right) + O(N) = O(N \cdot \log N) \)

We only use 3 blocks of internal memory: 1 for input and 2 for output.

We can do better by distributing \( \frac{M}{B} \)-ways!

Multiway-quicksort:

```
Q(N) = \frac{M}{B} \cdot Q\left(\frac{N}{\frac{M}{B}}\right) + O\left(\frac{N}{\frac{M}{B}}\right) = O\left(\frac{N}{\frac{M}{B}} \cdot \log \frac{M}{B} \frac{N}{\frac{M}{B}}\right)
```

We will discuss \( \frac{M}{B} \)-way distribution sort in the next lecture.